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Summary 
The NASA Lewis Research Center is developing an 
information-switching processor for future meshed very-small-
aperture terminal (VSAT) communications satellites. The 
information-switching processor will switch and route baseband 
user data onboard the VSAT satellite to connect thousands of 
Earth terminals. Fault tolerance is a critical issue in developing 
information-switching processor circuitry that wi ll provide 
and maintain reliable communications services. In parallel 
with the conceptual development of the meshed VSATsatellite 
network architecture, NASA designed and bui lt a simple test 
bed for developing and demonstrating baseband switch archi-
tectures and fault-tolerance techniques. This report describes 
the meshed VSAT architecture and the switch ing demonstra-
tion test bed and discusses the initia l swi tching architecture and 
the fault-tolerance techniques that were developed and tested. 
Introduction 
NASA envisions the need for a meshed very-sma ll-aperture 
terminal (VSAT) satellite communications system that could 
provide low-data-rate, direct-to-user, commerci al communi-
cat ions services for the transmission of data, voice, facsimi le, 
datagram, video, and teleconferencing information. Such a 
system would enhance current communications services as 
well as enab le new services. Current effo rts focus on develop-
ing the space segment of the sate llite communications system, 
althoug h the ground segment w ill be considered concurrently 
to ensure cost efficiency and realistic operational constraints. 
The focus of space segment deve lopments is a flexible, high-
throughput, fault-tolerant, onboard information-switching proc-
essor for regenerative satellite communications systems. Th is 
information-switching processor (ISP) is a baseband space and 
time switch for routi ng user in fo rmation between various user 
Earth terminals. 
The satellite architect ure (fig. ]) is part of a fl exible, low-
cost, meshed VSA T network (ref. ]) that provides coverage of 
the continental United States through eigh t fixed uplink antenna 
beams and eight hopping downlink antenna beams. T he ISP 
onboard the satellite connects the upli nk and the downlink 
beams enabling thousands of low-rate users to communica te 
with each other. The ISP supports two types of user traffic, 
packet data (packet switched) and non packet data (circuit 
switChed). The ISP also connects an onboard autonomous 
network controller to a ll the Earth terminals through the uplink 
and downlink beams for orderwire communications traffic. In 
addition to its traffic a ll ocation and routing contro l functions, 
the autonomous network controll er a ll ocates the space and 
grou nd resources and perform real-time health monitoring 
and fault recovery for the onboard communications systems. 
Fault to lerance and fault avo idance must be w idely consid-
ered in th e ISP architecture and designs. as well as in the other 
on board systems, to obtain reliable commun ications through 
the sate llite. In order to evaluate candidate circuit and packet 
switching architectures and to demonstrate fau lt-tolerance tech-
niques, NASA has developed a s imple baseband switching test 
bed. Severa l switching arch itectu res were considered, and one 
was chosen for implementation in this test bed. T he design 
approach, test results, the advantages of the chosen arch itec-
ture, as well as its status and future directions , are discussed 
herein. 
Onboard Switching Architectures 
Two switching techniques are typically used in onboard -
processing satelli te systems, namely space swi tching and time 
switching. Space-switching techniques set up routing paths 
that are physicall y separated from each other (i.e., they are 
separated in space) (ref. 2). The ISP mu t utilize space-
switching techniques to route data from the input ports (upl in k) 
to the output ports (downlink). Time-switching techniques 
combine a user's data stream with other users ' data into a higher 
rate data stream in which each user's data is contained in a time 
s lot. In add ition to space switching, the ISP must also uti lize 
time switching becauseofthe time-division multiplexed (TOM) 
formats on both the input ports and the output ports. 
The ISP arch itecture is required to support both circu it traffic 
and packet traffic. C ircuit traffic is typically high volume and 
requires a relati vely long-term ded icated path through the 
satelli te switch. This path is set up by network control prior to 
the data transmission. In contrast, packetized data are typica ll y 
bursty, so that a dedicated path a lloca ted to packet data wou ld 
be underuti lized. A much more efficien t way to handle packet 
data is to estab lish the switching path upon demand (i.e. , o n a 
packet-by-packet basis where the packet destination is derived 
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Figure 1.- Meshed VSAT satellite network architecture. 
from the packet header (ref. 3). The ISP architecture could be 
de,signed with two separate switches, one for packet switch ing 
and one for circuit switchi:>g, or it could be designed as an 
integrated sw itch that handles both types of traffic. The latter 
case introduces some inefficiencies but is easier to implement. 
The inefficiencies can occur (1) when circu it-switched data are 
packetized, causing extra overhead to be introduced; and (2) 
when packet data are handled by a circuit switch, causing the 
switching path to be underuti lized. 
Several swi tching architectures have been examined for 
their applicability to the ISP. These architectures can be used 
for either circuit switching or packet switch ing although they 
may more readily support one message type better than the 
other. They include space-division switChing, time-space-time 
switching, single-stage memories, multistage interconnection 
networks, and shared-medium switches. These architectures 
are described here. 
Space-division switch ing is used in systems where time 
switching i not necessary or as a space stage of a more 
complicated switch. Space switches are used to route data 
between two separate loca tions. Switches that fall into this 
c1as ification include crosspoint switches and multistage inter-
connection networks, such as the Banyan, Benes, Clos, and 
Omega networks. Some multistage interconnection networks 
are self-routing, wh ich makes them highly sui ted for packet-
switching applicat ions. 
Time-space-time switches allow data to be routed from any 
uplink heam and time slot to any downlink heam and time slot. 
Time-space-time switches consist of three switching stages, 
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two time stages and a space stage. The time stages are typically 
implemented by using memories that are often organized in a 
ping-pong arrangement to allow one frame of data to be written 
into the memory while the previous frame of data is read out of 
the memory (ref. 4). Time switching is performed by carefully 
managing the order in which data are written to and read from 
the memories. Control memories are used to manage the 
reading and wri ting of the time-stage memory by supply ing the 
proper addresses to the memories. The control memories are 
also ping-ponged sc that routing addresses can be updated 
without interrupting the data flow. The space stage cou ld utilize 
a space-division switch, such as a crosspoint switch or a 
multi tage interconnection network. 
Single-stage memory switches (refs. 5 and 6) can perform 
both time and space switching, like the time-space-t ime switch, 
but require only about one-half of the memory and involve 
simplified routing techniques. Switching is performed by 
multiplexing data from each input port onto a TOM bus and 
then storing the data in the correct memory location according 
to the destination downlink beam and dwell. The memory is 
read sequentially on the output side. 
Shared-medium switches perform switching by multiplex-
ing all the data onto a common medium and controlling when 
the data are removed from this medium. An example is a fiber 
opt ic ring switch, in which all the input ports time-multiplex 
their data on the f iber optic bus and switching i performed hy 
controlling which output ports remove the data from the bus 
(ref. 7). 
The single-stage memory switch was chosen for imple-
mentation in the switching demonstration test bed because of 
its simple architecture, low memory requirement, and ability to 
support both circuit and packet switch ing. 
Design Approach 
The switching demonstration test bed (figs. 2 and 3) consists 
of three elements: a baseband switch, fault-tolerant memory, 
and special test equipment. The baseband switch utilizes a 
single-stage memory technique and contains four input ports 
and four output ports. Input and output data are formatted into 
TDM frames that are 128 bytes long and contain four 32-byte-
long time slots. The baseband switch receives its input data 
from the special test equipment (STE) and sends its outpu t data 
back to the STE for verification of proper routing. The STE 
controls and operates the switching test bed. In circuit-
switching cases the STE also performs the role of network 
contro l and provides the data routing addresses to the baseband 
switch. The fault-tolerant memory is designed to replace one 
memory component in the baseband switch. The fault-tolerant 
memory error-encodes the data before storage, simulates faults 
in the memory , detects and corrects errors at the memory 
output, and switches to a redundant memory in the case of a 
memory fai lure. The STE monitors and reports the status of the 
fault-tolerant memory. 
Baseband Switch 
The baseband switch was developed to demonstrate s imple 
circuit and packet switching in conjunction with fault-
tolerance techniques. The baseband switch (figs. 4 and 5) is 
configured with four input ports and four output ports, each in 
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Figure 4.-Switching demonstration subsystem wirewrap bread-
board-baseband switch. 
a TDM format. In this format the communication data are 
organized into frames that are subdivided into different time 
slots. Input data are witched not only to the proper destination 
port, but also to the proper time slot. For this demonstration a 
TDM frame consisted of four time slots each containing 32 
bytes. This configuration allowed the swi tch to route data from 
] 6 different sources to ] 6 different destinations in each frame. 
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Figure 5.-Block diagram of baseband switch. 
The baseband switch features s ing le-po int to s ing le-point 
connections as well as s ing le-point to multiple-point connec-
ti ons. The sw itch can thus perform po int-to-po int space and 
time witching as well as broadcasting. Space switching allows 
data fro m any input port to be routed to any or all output ports. 
Ti me switching allows the data to be switc hed from any of the 
16 poss ibl e uplink timeslots to any of the 16 poss ible downlink 
time s lots. In the broadcast mode the data from any input will 
be transmitted to all outputs, at any po int in time. Although 
mu lticasting services are more practi ca l in a real system, only 
broadcasting was chosen for this demonstration. 
The baseband switch d.:'~ i gn is based on a s ing le-stage 
memory architecture, where the inputs a nd outputs o f the 
w itc h are time-divis ion multiplexed. Theswitchingand routing 
operation is performed by sy nchro nously controlling a set of 
input multiplexers and the switch memory addresses, enabling 
the s witc h to pe rfo rm bo th space and time sw itc hing, 
respect ively. 
The destinati on address fo r the input data is contained in a 
contro l memory, which is set up prior to routing by the special 
tes t equipment. Each input port and time slot has a separate 
addre s s tored in the control memory. The destinatio n address, 
as shown in fi gure 6, is composed of f ive bits: Two of them 
specify one of four poss ible destination ports, two more bits 
ind icate the time s lot within that de tinati on port, and one bit 
ind icates broadcasting. 
Space switching is accompli shed throug h a set of multiplexers 
at the input of the time switch. F irst, the destination address for 
each input port is read fro m the contro l memory and decoded, 
producing the contro l s ig nals to the multipl exers that will route 
the incoming data to th e correct destinati on port. T he data, 
d irected hy the multiplexers, are the n written to the memory 
mod ul e that is associated with the corresponding destinati on 
port. 
Time switching is perfo rmed by rando ml y writing data to the 
sw itc h memory and sequenti all y read ing fro m it. T he destina-
tion port me mory modules are div ided into four sections, each 
corresponding to a downlink time s lo t. T he destinati on time 
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Figure 6.-Definition of baseband switch destination address. 
lot is determined from the destination address, and the data are 
then writte n into the section of memory correspond ing to the 
co rrect time s lot. 
A broadcast message, which is indicated by the :1roadca ting 
bit set to 1 in the destination address, is transmitted to all four 
output port s s imultaneously in the time s lot that is ind icated by 
the destination address. I n order to avo id output port contention, 
a broadcasting message has priority over any othe r information 
go ing to the same des tinat io n and time s lot. Thi type of 
contention would be avo ided in a real system, where network 
control would allocate re ources prior to routing. 
The data flow through the baseband switch is s imple. Seri al 
data are rece ived at each of the fo ur input ports and converted 
to an eight-b it para ll e l word throug h a serial-to-para ll e l con-
verte r. The data are then ro uted (multiplexed) to the proper 
destination port. Depending on the specified time s lot, the data 
are written randoml y into the memory. Each output port then 
sequenti ally reads data fro m its corresponding memory. The 
paralle l data are then converted back to a seri a l format w ith a 
paralle l-to-se rial converter. 
Two sets of rando m access memories (RAM 's) are a sociated 
with each des tinatio n port. These RAM 's are used in a ping-
pong config uration, where the f irst frame of data is written to 
one memory and then the second frame of data is written to the 
second me mory while the f irst frame is read f rom the f irst 
memory. In general, reading fro m one memory occurs during 
the write cycle of the other memory, thus avo iding memory 
co ntention proble ms due to s imultaneous reads and writes to 
the same memory. This ping-pong implementat ion causes the 
system to ta ke n + ] cycles to execute, where n equals the total 
number o f frames processed. 
The same s ingle-stage memory architecture with onl y minor 
modifi catio ns can also suppo rt packetized user traffic. T he 
p ro posed pac ke t sw itc h imple me ntati o n wo uld fe a ture 
multi casting functions and would demonstrate contention 
problems wi thin the switch. In the packet-switching architecture 
the packet destination will be contained in the header of each 
packet, in contrast to the circuit-switching architecture, where 
the destinat ion address is provided by the STE (or netwo rk 
control). This header contains parity bits for coding purposes 
as well as packet priori ty bi ts. The packet priority information 
w ill be used by the switch to dea l with poss ible contention 
prob lems. W hen two or more packets contend for the same 
downlin k destination and time slot, the higher priority packet 
w ill be trans mitted and the lower priority packet (or packets) 
w ill be discarded . Fo r demonstrat ion purposes the discarded 
packets will be stored in a lost-packet RAM for examination 
after test execution is complete. In the circuit-switching demon-
stration contention is not an issue because the microcontro ll er 
(network contro l) prevents the user from transmitting to a time 
s lot o r des tin atio n port tha t has been a lready a llocated fo r 
anoth er user. 
The packet switch woul d also feat ure multicas ting services, 
allowing any packet to be transmitted to some or all of the 
dwell s fo r various beams. Minor modifications to the decoding 
logic and multiplexing uni ts would be needed fo r thi s packet-
switching demonstrati on to handle the multicasting serv ices. 
For a less complex system that is compatible with the circuit 
switch already deve loped, the packet switch would be inter-
faced wit h the same STE and fa ult-tolerance boa rd . T herefore, 
the approach is basicall y the same: a s ing le-stage architecture 
w ith fo ur uplink beams, four downlin k beams, and four dwell s 
wi thin each beam. 
Fault-Tolerant Memory 
Fault iso la tion, detection, and correction are becoming more 
im portan t as newer, more complex satellite architectures evo lve 
that use onboard processing. As these architectures are devel-
oped, fau lt tolerance and autonomy playa crucial role in main-
taining reliab le operation of the satellite. Therefo re, in order 
to demonstra te fu ndamental fa ult to lerance, a fault-tolerant 
memory was implemented and integrated into the baseband 
switch des ign. 
The fa ult-toleran t memory boa rd (FTMB) ope rates in two 
modes: as a stand-alone unit or in conj unction with the baseband 
switch board by replacing one of its dual po rt RAM 's. The 
FTMB (fig. 7) detects a one-bit error, corrects it, and reports 
the error status to the STE microcon troll er. The data are 
protected by using a Hamming erro r co rrection code that can 
co rrect one-b it errors and identi fy two-b it erro rs. When errors 
of two or more bits are detected , a memory fa ilure has occurred, 
and the FTMBcircu it auto matica ll y reconfig ures to a redundant 
RA M. 
The FTMB sends a status repo rt to the STE mic rocontroll er 
by us ing a hardware interru pt and a parallel in put po rt. The four 
status fl ags ind icate one bit in error, two bits in e rror, s ing le 
error corrected, and red un da nt RA M switched on-line. The 
microcont roll er acknowledges the sta tus interru pt by sendi ng a 
C-92-05584 
Figure 7.-Switching demonstration subsystem wirewrap bread -
board-fault-tolerant memory. 
"handshaking" s ig nal back to the FTMB once the status flags 
are read. These sta tus fl ags are then interpreted by the STE and 
a status report is d isplayed on the moni tor. 
The overall approach that was taken to demonstrate these 
features is shown in f igure 8. T he data fro m the baseband 
switch were mult iplexed w ith the onboa rd erasab le, program-
mable read-on ly memory data (used fo r the stand-alone mode 
onl y), and the selected data were passed on to the encoder 
porti on of the error detecti on and correction (EDAC) c ircui t 
during a write cycle. T his encoder generates a five-b it pari ty 
from an e ig ht-bit data word. This parity w ill be used la ter for 
error detection and correction. T he encoded in put data are 
stored in both an o n-line RAM and a spare RAM. W hen a 
fa ilure occurs in the on-li ne RA M, the spare RAM is ready to 
take over w ith minimum data loss. 
Data 
error 
generation 
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generation 
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Spare B 
Figure B.-Fault-tolerant memory data flow. 
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In order to simulate faults occurring in an onboard memory, 
errors are induced at the input of the memory. An error can be 
induced in either the data bit or the parity bits by setting a 
dual, in-line package switch and exclus ive-O Ring the sw itch 
output with the data . The EDAC decode phase takes the output 
data and parity from theon-line RAM. Ifonly one bit is in error, 
the EDAC will correct the error and provide the baseband 
switch with the corrected data. If dual-bit errors are located by 
the EDAC, they are flagged but cannot be corrected. In this 
case, a memory failure is reported and the FfMB switches the 
spare RAM on-line and takes the corrupted RAM off-line. 
Once the redundant RAM is on-line, the integrity of the 
remaining data is preserved. However, the byte where the dual-
bit error occurred remains corrupted. 
Special Test Equipment 
The special test equipment provides the mechanism for 
testing the4 X4 baseband witch and fault-tolerance capabilities 
and also monitors the subsystem status and reports the test 
results. TheSTE(fig. 9)hastwomajorparts: (1) microcontroller 
hardware and software, and (2)custom hardware that interfaces 
to the baseband switch, the fault-tolerant memory board, and 
the microcontroller for controlling data transmission and for 
statu reporting. As shown in figure 10, the major components 
of the STE are the data storage source and s ink RAM 's, a 
control (routing address) RAM, contro l and timing logic, and 
a user terminal to interface to the microcontroller. 
The STE provides two testing modes: the normal mode and 
the bit-error-rate testing (BERT) mode. In the normal mode 
data are transmitted from the source RAM's, routed through the 
baseband switch, and then stored in the sink RAM's. Proper 
rou ting is determined by comparing the actual sink RAM 
contents with the expected sink RAM contents. The STE 
reports the status of the switching on the user terminal , indicat-
ing if a routing error has occurred. In the BERT mode a b it-
6 
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Figure 9.-Switching demonstration subsystem wirewrap bread-
board-special test equipment. 
error-rate tester feeds data through the STE hardware to the 
baseband sw itch. Channel selection capability in the BERT 
mode enab les a u er to select any of the 16 possible switch 
chan nels and test the performance of that channel. 
Communication between the user terminal and the STE is 
estab lished through an RS-232 serial interface. An Advanced 
Micro Devices 87C52T2 microcontroller is used as the system 
controller. Dual-port RAM 's were selected for use as the 
source and sink RAM 's to reduce multiplexers and control 
logic. One port of each dual-port RAM is connected to the 
microcontroller, and the other is connected to the parallel -to-
seria l (PIS) and serial-to-parallel (SIP) converters that transmit 
and receive data to and from the baseband switch. Eight-bit 
parallel data from the source RAM ' are converted into serial 
format with a PIS converter and fed into the baseband switch. 
The switched serial data output from the baseband switch is 
converted back to an eight-bit parallel format by an SIP con-
verter and is stored in the sink RAM 's. The control (routing 
address) memory stores the destination addresses for the input 
data (fig. 6). This control memory is loaded with 32 bytes of 
destination address data corresponding to two frames of data 
for four input ports where each frame consist offour time slots. 
The baseband switch fetches the destination addresses from the 
control memory, decodes the addresses, and routes the input 
data accordingly. 
The STE also generates all clock that are needed for the 
system operati:m. The system clock, which ran at 1 MHz for 
this demonstration , is provided through aR external frequency 
generator. 
The microcontroller software, which is written in PLM/51 , 
has the following system-operation commands: START, RE-
SET, VERIFY,D1SPLAY MEMORY , DOWNLOAD,MODE 
SELECT, and SET CONFIGURATION. The specific func-
tion of each command is described in table I. 
Finally, two external interrupt program modules, End Test 
and Status Report , are written for monitoring the test status. 
The status data from the fault-tolerant memory board are 
configured as shown in figure II. 
At system powerup all systems are reset. Typical testing 
sequences are as fo llows: 
(1) Download data. 
(2) Download routing addresses. 
(3) Start test. 
(4) Report status if errors occur. 
(5) End test. 
(6) Verify test result. 
(7) Reset system. 
The baseband swi tch has been tested with four different 
switching profiles in the contro l RAM. First, straight-line 
connections that direct data from sources of RAM 1, RAM2, 
RAM3, and RAM4to sink RAM 1, RAM2, RAM3, and RAM4, 
respectively , were attempted successfull y. Broadcasting and 
dynamic switch ing were then each tested separately. In the 
dynamic switching mode all source RAM data can be transmit-
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Figure 1 a.- Block diagram of special test equipment. 
TABLE I.-DEFINITION OF M ICROCONTROLLER 
USER COMMANDS 
START Execule syslem lesl. 
RESET Reset system. 
VER IFY Compare conlenlS of Iransm illing RAM and 
rece iving RAM 10 sec if swi lching was 
performed correCl ly. 
DISPLAY Show conlenlS of all RAM 's. 
MEMORY 
DOWNLOAD Download lesl dala to source RAM 's . 
MODE SELECT Select operaling mode: normal or BERT. 
SETCONFIG- Configure swilching profile and slore 
URATION destinalion addresses in conlrol memory . 
x X X X S3 S2 S1 SO 
SO Error corrected 
51 Double fault 
S2 Single fault 
S3 Redundant components 
X Don't care 
Figure 11.-Data format for fault-tolerant memory status report. 
ted to any receiving RAM so that the spacial and temporal 
switching capabilities of the baseband swi tch can be full y 
tested. Finally, a tes t consisting of combined straight-li ne 
connections and broadcasting was performed, and proper rout-
ing was veri fied. For easy demon tration, in add ition to 
automatic microcontroll er verification of rout ing, vis ual veri-
ficati on was made possib le by usi ng text type data and by 
di splay ing the received memory contents on a terminal. 
For BERT mode tes ting the STE provides a reference clock 
to the bit -error- rate tester. The serial da ta and correspond ing 
clock fro m the bit-error-rate tester are fed back to the STE. 
Vari ous fi xed data patterns in differen t block sizes were sent 
through the baseband switch and received in the bit-error-rate 
tester correctl y. A lso, pseudorandom data were transm itted, 
routed, and rece ived fl awlessly. For both the normal and BERT 
modes the fau lt-tolerant feat ures were successfully tested. 
Status and Future Directions 
T he sw itching test hed described herein has been uti lized to 
successfull y demonstrate funda menta l sate llite basehand 
switching architectures and fa ult-tolerance techniques. As the 
deve lopme nt of the meshed very-small-ape rture (V SAT) 
sa te lli te network architecture nears completion, NASA is 
heginn ing the conceptua l design of candidate baseband 
switching architectures fo r the information-switching processor 
(IS P). Once the best switching architecture is selected, NASA 
will deve lop a proof-of-concept ISP that will include the 
haseba nd swi tching system and the onhoard con tro ll ing 
processors. The proof-of-concept mode l wi ll he designed and 
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constructed in-house at the NASA Lewis Research Center and 
will be augmented as necessary by advanced fault -tolerant 
compo nents . The ISP architecture will ultimately be 
demonstrated in a meshed VSAT satellite network s imulation . 
Acknowledgments 
The authors wish to acknowledge Mr. William Ivancic for 
his important contributions to the subsystem architectures and 
the system test plan. 
References 
I. Iva ncic, W.D.; and Shalkhauser, M.J .: Destination-Directed Packe t-
Swi tc hing Architecture for 30/20-G Hz FDMA{TDM Geostati o nary 
Communications Satellite Network. ASA Space Comm unica ti o ns 
8 
Technology Conference: Onhoard Processing and Switching, Nov. 12- 14, 
199 1, NASA CP-3 132, pp. 9-24. (A lso, NASA TP-320 I, 19'12.) 
2. Stallings, W. : ISDN : An Int rod uction. MacMillan , New York , 1989, 
pp.25-2lJ. 
3. Tanenbaum , A.S .: Computer etworks. Prentice-Hall , Inc., Englewood 
Cli ffs , NJ, 1911 1, pp. 11 6- 11 7. 
4. Moa t, R.L. ;anu Carro ll , D.R.: Hardware Rea lization ofa Baseband Processor 
foraSS-FDMA{TDMA /DAMASystem - Demand Assignment Multiple 
Access. AIAA I ntern ationa l Communica tion Satellite Systems Conference, 
12th, A IAA, ew York, 19118, pp. 430-437. (Also, AIAA Paper 88-D830, 
IlJ88.) 
5. Berner, W.; Piontek, M.;and Mier, H. : Switching and etwo rk Con tro l On-
Boa rd Adva nced Satellites. AIAA Internat ional Communica ti on Satellite 
Systems Confe rence and Exhihit, 13th , AIA A, New York, 1990, pp. 649-
654. (A lso, AIAA Paper 90-0852, 1990.) 
6. Berner, W.; and Grassman, W .: A Basehand Switch for Future Space 
Applications . Space Commun . Broadcasting, vol. 5 , May 19117, pp. 71 - 78. 
7. Informati on Switching Processo r (ISP) Contention Analys is and Con trol 
Comm un ications Satellite Corp ., NASA contract AS3- 25933, Jan. 6, 
19'12, pp. 9- 1 I. 
REPORT DOCUMENTATION PAGE 
Form Approved 
OMS No. 0704 ·0188 
Public repoll lng burOen lor this collection 01 informatIOn IS estImated to average 1 hour per re sponse, IncludIng Ihe lime lor revIewing Inslruct)()ns. searching 8:.c istu\g data sources, 
galneong anO malmatnmg me (Jata neeOed, ana complellng and reviewing Ihe collectIOn 01 Informal Ion Send comments regarolng thiS burden 9511mal8 or any omer aspect 01 this 
ColldClion ol lnlormallon, including suggeslIOns lor reducing this Durden, to Washington Headquaners ServICes, Directorate tor InfOrmallon Operauons and Aepor1s . 121 5 JeHerson 
Da .... ls Hl!;)nway, Sulle 1204 , Arllnglon. VA 22202.-4302. and to the OHlce of Management and Budget, Paperwork ReouctlOn PrOtect (0704"()188). Washington, DC 20503 . 
1. AGENCY USE ONLY (Leave blank) 12. REPORT DATE 13. REPORT TYPE AND DATES COVERED 
April 1993 Tech nica l M em orandu m 
4. TITLE AND SUBTITLE 5 . FUNDING NUMBERS 
Pau l t-Tolerant Onboard Digita l Informat ion Swi tch ing and Rou ting for 
COllllllunica tions Satc ll ites 
WU-506-72-21 
6. AUTHOR(S) 
Mary Jo Sha lkhauser, Jorge A . Quin tana, Nitin J. Son i , and H eechul Kim 
7 . PERFORMING ORGANtZATtON NAME(S) AND ADDRESS(ES) B. PERFORMING ORGANIZATION 
REPORT NUMBER 
Na tional Aerona utics and Space Admin istrat ion 
Lewis Research Center E-7332 
Cleve land, Oh io 44135-3191 
9. SPONSORING/MONITORING AGENCY NAMES(S) AND ADDRESS(ES) 10. SPONSORING/MONITORING 
AGENCY REPORT NUMBER 
Nationa l Aeronautics and Space Administration 
Wash ington, D.C. 20546-0001 NASA T M - 447 1 
11 . SUPPLEMENTARY NOTES 
Responsib le pe rson, M ary Jo Shalkhause r, (2 16) 433-3455. 
12a. DISTRIBUTION/AVAILABILITY STATEMENT 12b. DISTRIBUTION CODE 
Unclassified - U nl imited 
Subject Ca tego ry 17 
13. ABSTRACT (Maximum 200 words) 
The NASA L ew is Research Center is developing an informa tion-sw i tching processor for fu ture meshed very-small -
aperture terminal ( V SAT) comillunica tions sa tellites. The info rm ation-sw itching processor will switch and route 
baseband user da ta onboard the VSAT sa tellite to connect thousands of Ear th terminals. Fault to lerance is a cri tica l issue 
in deve loping informat ion-sw itching processor c ircuitry that w ill provide and m aintain reliable communica tions services. 
In parallel wi th the co ncep tual development o f the meshed VSAT sa telli te network archi tec ture, N A SA designed and 
bui lt a simp le test bed fo r developing and demonstrat ing baseband switch archi tec tures and fa ult -to lerance techn iques. 
Th is report uescri bes the meshed V SAT architecture and the switching demonstration tes t bed and discusses the init ial 
switching arch i tec tu re and the fault -to lerance techn iques that were developed and tes ted. 
14. SUBJECT TERMS 15. NUMBER OF PAGES 
Onboard processing; Packet sw itch; Baseband switch; Communica ti ons sa tellite; 12 
16. PRtCE CODE Faul t to lerance; Circuit swit ch AD2 
17. SECURITY CLASSIFICATION lB. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20_ LIMITATION OF ABSTRACT 
OF REPORT OF THIS PAGE OF ABSTRACT 
U nclass ified U nclass ified U nclass i fied 
NSN 7540 -01·280-5 500 Standard Form 29B (R ev . 2-89) 
Prescribe d by ANSI S td . Z39- 16 
298 -102 
NASA-Langley, 1993 
